Plan


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31

vim: set sw=8 noet :

	* D-side cache
		* Store forwarding
		* Cache consistency between I and D side
		* Senior store commit
		* Shared between exec and indir stages
			* Arbitration to reduce total port count
		* Alternative: make separate indir and exec caches, depend on
		  cache consistency protocol
	* Eliminate "unstores"
	* Checker should let us check more data
	* Checker should print mismatches on its own instead
	  of depending on the caller
		* Make it complete
		* Make it pretty
	* Work out why focal is broken
	* SMC support
		* Stores should snoop all upstream instruction PCs and restart if overlap
	* Statistics about instruction mix
		* Indirect loads
		* Autoincrements
		* Exec loads
		* Exec stores
		* Instructions with both exec load and exec store
		* Instructions with both indirect and any exec memory
		* Instructions with *three memory operations*
		* Instructions with ~*all four memory operations*~
			* Maybe histogram support, instructions with N memory ops
		* Control register writes
			* Per control register / bit