1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
|
#include <cassert>
#include <iostream>
#include "isa/isa.h"
instruction_context decode(unsigned int dfifb, unsigned int pc, unsigned int bits, bool interrupt)
{
auto df = dfifb >> 3;
auto ifb = dfifb & 00007;
instruction_context inst;
inst.next_pc = (pc & ~07777) | ((pc + 1) & 07777);
if (interrupt) {
bits = 04000;
assert(df == 0);
assert(ifb == 0);
inst.next_pc = pc;
}
switch (bits >> 9) {
case 0: // AND bitwise and
inst.need_exec_load = true;
inst.need_read_acc = true;
inst.need_write_acc = true;
inst.ef = [](auto &ctx) {
ctx.acc = ctx.acc.value() & ctx.data.value() & 07777;
};
break;
case 1: // TAD two's complement addition
inst.need_exec_load = true;
inst.need_read_acc = true;
inst.need_read_link = true;
inst.need_write_acc = true;
inst.need_write_link = true;
inst.ef = [](auto &ctx) {
unsigned int sum = (ctx.link.value() << 12) + ctx.acc.value() + ctx.data.value();
ctx.link = (sum >> 12) & 1;
ctx.acc = sum & 07777;
};
break;
case 2: // ISZ increment and skip if zero
inst.need_exec_load = true;
inst.need_exec_store = true;
inst.possibly_redirects = true;
inst.ef = [](auto &ctx) {
ctx.data = (ctx.data.value() + 1) & 07777;
if (*ctx.data == 0)
ctx.next_pc = (ctx.next_pc & ~07777) | ((ctx.next_pc + 1) & 07777);
};
break;
case 3: // DCA deposit and clear accumulator
inst.need_read_acc = true;
inst.need_write_acc = true;
inst.need_exec_store = true;
inst.ef = [](auto &ctx) {
ctx.data = ctx.acc.value();
ctx.acc = 0;
};
break;
case 4: // JMS jump subroutine
inst.need_exec_store = true;
inst.possibly_redirects = true;
inst.ef = [ifb](auto &ctx) {
ctx.data = ctx.next_pc;
ctx.next_pc = (ifb << 12) | ((ctx.final_address.value() + 1) & 07777);
};
break;
case 5: // JMP jump
inst.possibly_redirects = true;
inst.ef = [ifb](auto &ctx) {
ctx.next_pc = (ifb << 12) | (ctx.final_address.value() & 07777);
};
break;
case 6: // IOT
switch ((bits >> 3) & 077) {
case 000:
// INTERRUPT CONTROLLER
switch (bits & 07) {
case 0:
// SKON skip if interrupts enabled
inst.read_ctlreg = INT_ENABLE;
inst.possibly_redirects = true;
inst.ef = [](auto &ctx) {
if (ctx.ctlval.value() & 1)
ctx.next_pc = (ctx.next_pc & 07777) | ((ctx.next_pc + 1) & 07777);
};
break;
case 1:
// ION set int_enable_delay
inst.read_ctlreg = INT_ENABLE;
inst.write_ctlreg = INT_ENABLE;
inst.ef = [](auto &ctx) {
ctx.ctlval.value() |= 2;
};
break;
case 2:
// IOFF clear int_enable and int_enable_delay
inst.write_ctlreg = INT_ENABLE;
inst.ef = [](auto &ctx) {
ctx.ctlval = 0;
};
break;
case 3:
// SRQ skip if pending interrupt
inst.read_ctlreg = INT_PENDING;
inst.possibly_redirects = true;
inst.ef = [](auto &ctx) {
if (ctx.ctlval.value())
ctx.next_pc = (ctx.next_pc & 07777) | ((ctx.next_pc + 1) & 07777);
};
break;
case 4:
// GTF get flags
inst.ef = [](auto &ctx) {
std::cerr << "unimplemented GTF\n";
assert(false);
};
break;
case 5:
// RTF restore flags
inst.ef = [](auto &ctx) {
std::cerr << "unimplemented RTF\n";
assert(false);
};
break;
case 6:
// SGT skip if greater than
inst.ef = [](auto &ctx) {
std::cerr << "unimplemented SGT\n";
assert(false);
};
break;
case 7:
// CAF clear all flags
inst.ef = [](auto &ctx) {
std::cerr << "unimplemented CAF\n";
assert(false);
};
break;
}
break;
case 003:
// KEYBOARD
switch (bits & 07) {
case 1:
// KSF skip if TTI flag is set
inst.read_ctlreg = TT_BITS;
inst.possibly_redirects = true;
inst.ef = [](auto &ctx) {
if (ctx.ctlval.value() & TTI_FLAG)
ctx.next_pc = (ctx.next_pc & ~07777) | ((ctx.next_pc + 1) & 07777);
};
break;
case 5:
// KIE set TT_INPUT_INT_ENABLE to the low bit of the accumulator
inst.need_read_acc = true;
inst.write_ctlreg = TT_INPUT_INT_ENABLE;
inst.ef = [](auto &ctx) {
ctx.ctlval = ctx.acc.value() & 3;
};
break;
case 6:
// KRB transfer keyboard buffer to accumulator and clear TTI flag
inst.read_ctlreg = TT_BITS;
inst.need_write_acc = true;
inst.write_ctlreg = TT_BITS;
inst.ef = [](auto &ctx) {
ctx.acc = (ctx.ctlval.value() & TTI_DATA) >> TTI_DATA_SHIFT;
ctx.ctlval.value() &= ~TTI_FLAG;
};
break;
default:
inst.ef = [bits](auto &ctx) {
std::cerr << "unimplemented IOT KB suboperation " << (bits & 07) << "\n";
assert(false);
};
}
break;
case 004:
// TELETYPE TELEPRINTER/PUNCH
switch (bits & 07) {
case 0:
// TFL set TTO flag
inst.read_ctlreg = TT_BITS;
inst.write_ctlreg = TT_BITS;
inst.ef = [](auto &ctx) {
ctx.ctlval.value() |= TTO_FLAG | TTO_FLAG_OLD;
};
break;
case 1:
// TSF skip if TTO flag is set
inst.read_ctlreg = TT_BITS;
inst.possibly_redirects = true;
inst.ef = [](auto &ctx) {
if (ctx.ctlval.value() & TTO_FLAG)
ctx.next_pc = (ctx.next_pc & ~07777) | ((ctx.next_pc + 1) & 07777);
};
break;
case 2:
// TCF clear TTO flag
inst.read_ctlreg = TT_BITS;
inst.write_ctlreg = TT_BITS;
inst.ef = [](auto &ctx) {
ctx.ctlval.value() &= ~TTO_FLAG & ~TTO_FLAG_OLD;
};
break;
case 4:
// TPC print to TTO
inst.need_read_acc = true;
inst.read_ctlreg = TT_BITS;
inst.write_ctlreg = TT_BITS;
inst.ef = [](auto &ctx) {
auto &x = ctx.ctlval.value();
auto chr = ctx.acc.value();
x &= ~TTO_DATA;
x |= (chr << TTO_DATA_SHIFT) & TTO_DATA;
x |= TTO_TX;
};
break;
case 5:
// TSK skip if TTO flag is set or TTI flag is set
inst.read_ctlreg = TT_BITS;
inst.possibly_redirects = true;
inst.ef = [](auto &ctx) {
if (ctx.ctlval.value() & (TTI_FLAG | TTO_FLAG))
ctx.next_pc = (ctx.next_pc & ~07777) | ((ctx.next_pc + 1) & 07777);
};
break;
case 6:
// TLS print to TTO and clear TTO flag
inst.need_read_acc = true;
inst.read_ctlreg = TT_BITS;
inst.write_ctlreg = TT_BITS;
inst.ef = [](auto &ctx) {
auto &x = ctx.ctlval.value();
auto chr = ctx.acc.value();
x &= ~TTO_FLAG & ~TTO_FLAG_OLD & ~TTO_DATA;
x |= (chr << TTO_DATA_SHIFT) & TTO_DATA;
x |= TTO_TX;
};
break;
default:
inst.ef = [bits](auto &ctx) {
std::cerr << "unimplemented IOT TT suboperation " << (bits & 07) << "\n";
assert(false);
};
}
break;
default:
inst.ef = [bits](auto &ctx) {
std::cerr << "unimplemented IOT device " << ((bits >> 6) & 07) << ((bits >> 3) & 07) << " suboperation " << (bits & 07) << "\n";
assert(false);
};
}
break;
case 7: // OPR
if ((bits & 0400) == 0000) {
bool cla = bits & 0200; // CLA clear accumulator
bool cll = bits & 0100; // CLL clear link
bool cma = bits & 0040; // CMA invert accumulator
bool cml = bits & 0020; // CML invert link
bool rar = bits & 0010; // RAR rotate right
bool ral = bits & 0004; // RAL rotate left
bool bsw = bits & 0002; // BSW byte swap
bool iac = bits & 0001; // IAC increment {link,accumulator}
inst.need_read_acc = cma || rar || ral || bsw || iac;
inst.need_read_link = cml || rar || ral || iac;
inst.need_write_acc = cla || cma || rar || ral || bsw || iac;
inst.need_write_link = cll || cml || rar || ral || iac;
inst.ef = [cla, cll, cma, cml, rar, ral, bsw, iac](auto &ctx) {
if (cla) ctx.acc = 0;
if (cll) ctx.link = 0;
if (cma) ctx.acc = ~ctx.acc.value() & 07777;
if (cml) ctx.link = !ctx.link.value();
if (iac) {
if (++ctx.acc.value() == 0) ctx.link = !ctx.link.value();
}
if (rar && !ral) {
unsigned int x = (ctx.link.value() << 12) | ctx.acc.value();
x = (x >> 1) | ((x & 1) << 12);
if (bsw)
x = (x >> 1) | ((x & 1) << 12);
ctx.link = x >> 12;
ctx.acc = x & 07777;
}
if (ral && !rar) {
unsigned int x = (ctx.link.value() << 12) | ctx.acc.value();
x = ((x << 1) & 017777) | (x >> 12);
if (bsw)
x = ((x << 1) & 017777) | (x >> 12);
ctx.link = x >> 12;
ctx.acc = x & 07777;
}
if (bsw && !(rar || ral))
ctx.acc = ((ctx.acc.value() & 00077) << 6) | (ctx.acc.value() >> 6);
};
} else if ((bits & 0411) == 0400) {
bool cla = bits & 0200; // CLA clear accumulator
bool sma = bits & 0100; // SMA skip if accumulator negative
bool sza = bits & 0040; // SZA skip if accumulator zero
bool snl = bits & 0020; // SNL skip if link set
bool osr = bits & 0004; // OSR bitwise or switches into accumulator
bool hlt = bits & 0002; // HLT halt
inst.need_read_acc = sma || sza;
inst.need_read_link = snl;
inst.need_write_acc = cla;
if (hlt)
inst.write_ctlreg = HALTED;
inst.possibly_redirects = true;
inst.ef = [cla, sma, sza, snl, osr, hlt](auto &ctx) {
bool skip = false;
if (sma && (ctx.acc.value() & 04000)) skip = true;
if (sza && (ctx.acc.value() == 0)) skip = true;
if (snl && ctx.link.value()) skip = true;
if (cla) ctx.acc = 0;
assert(!osr);
if (hlt) ctx.ctlval = 1;
if (skip)
ctx.next_pc = (ctx.next_pc & ~07777) | ((ctx.next_pc + 1) & 07777);
};
} else if ((bits & 0411) == 0410) {
bool cla = bits & 0200; // CLA clear accumulator
bool spa = bits & 0100; // SPA skip if accumulator positive
bool sna = bits & 0040; // SNA skip if accumulator nonzero
bool szl = bits & 0020; // SZL skip if link clear
bool osr = bits & 0004; // OSR bitwise or switches into accumulator
bool hlt = bits & 0002; // HLT halt
inst.need_read_acc = spa || sna;
inst.need_read_link = szl;
inst.need_write_acc = cla;
if (hlt)
inst.write_ctlreg = HALTED;
inst.possibly_redirects = true;
inst.ef = [cla, spa, sna, szl, osr, hlt](auto &ctx) {
bool skip = true;
if (spa && (ctx.acc.value() & 04000)) skip = false;
if (sna && (ctx.acc.value() == 0)) skip = false;
if (szl && ctx.link.value()) skip = false;
if (cla) ctx.acc = 0;
assert(!osr);
if (hlt) ctx.ctlval = 1;
if (skip)
ctx.next_pc = (ctx.next_pc & ~07777) | ((ctx.next_pc + 1) & 07777);
};
} else if ((bits & 0401) == 0401) {
bool cla = bits & 0200; // CLA clear accumulator
bool mqa = bits & 0100; // MQA bitwise or MQ into accumulator
bool mql = bits & 0020; // MQL copy accumulator to MQ
bool extended_arith = bits & 0056;
inst.need_read_acc = mqa || mql;
inst.need_read_mq = mqa;
inst.need_write_acc = cla || mqa;
inst.need_write_mq = mql;
inst.ef = [cla, mqa, mql, extended_arith](auto &ctx) {
assert(!extended_arith);
if (cla) ctx.acc = 0;
auto new_acc = ctx.acc;
auto new_mq = ctx.mq;
if (mqa) new_acc = ctx.acc.value() | ctx.mq.value();
if (mql) new_mq = ctx.acc.value();
ctx.acc = new_acc;
ctx.mq = new_mq;
};
} else {
inst.ef = [bits](auto &ctx) {
std::cerr << "unimplemented OPR " << ((bits >> 6) & 07) << ((bits >> 3) & 07) << (bits & 07) << "\n";
assert(false);
};
}
break;
}
// Instructions with memory operands may be direct or indirect
if (inst.need_exec_load || inst.need_exec_store || inst.possibly_redirects) {
auto addr = (df << 12) | ((bits & 00200) ? (pc & 07600) : 0) | (bits & 00177);
if (bits & 00400) {
inst.need_indirect_load = true;
inst.init_address = addr;
} else {
inst.final_address = addr;
}
}
// Non-jump indirect memory operands may be autoincrementing depending on operand bits
if (!inst.possibly_redirects && inst.need_indirect_load && ((inst.init_address.value() & 07770) == 00010))
inst.need_autoinc_store = true;
return inst;
}
|
