blob: 6484cd87198ee80a41e4a4cd249bdf9a32671d2d (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
|
#pragma once
#include <cstdint>
#include <functional>
#include <map>
#include <optional>
#include <string>
enum ctlreg {
#define REG(N) N,
#include "ctlreg.def"
#undef REG
NUM_CTLREGS,
};
const char * const ctlreg_names[] = {
#define REG(N) #N,
#include "ctlreg.def"
#undef REG
};
const std::map<std::string, ctlreg> ctlreg_map = {
#define REG(N) { #N, N },
#include "ctlreg.def"
#undef REG
};
// TT_BITS
static constexpr std::uint_fast32_t TTI_FLAG = 1 << 0;
static constexpr std::uint_fast32_t TTO_TX = 1 << 1;
static constexpr std::uint_fast32_t TTO_FLAG = 1 << 2;
static constexpr std::uint_fast32_t TTO_FLAG_OLD = 1 << 3;
static constexpr unsigned int TTI_DATA_SHIFT = 8;
static constexpr unsigned int TTO_DATA_SHIFT = 16;
static constexpr std::uint_fast32_t TTI_DATA = 0xff << TTI_DATA_SHIFT;
static constexpr std::uint_fast32_t TTO_DATA = 0xff << TTO_DATA_SHIFT;
struct instruction_context {
// Known statically at decode time
bool need_indirect_load = false; // final_address = mem[init_address]
bool need_autoinc_store = false; // mem[init_address] += 1
bool need_exec_load = false; // data = mem[final_address]
bool need_read_acc = false; // acc = %acc
bool need_read_link = false; // link = %link
bool need_read_mq = false; // mq = %mq
std::optional<ctlreg> read_ctlreg; // ctlval = %[read_ctlreg]
bool need_write_acc = false; // %acc = acc
bool need_write_link = false; // %link = link
bool need_write_mq = false; // %mq = mq
std::optional<ctlreg> write_ctlreg; // %[write_ctlreg] = ctlval
bool need_exec_store = false; // mem[final_address] = data
bool possibly_redirects = false; // %pc = next_pc
std::function<void(instruction_context &ctx)> ef;
void execute() { ef(*this); }
// May change over the lifetime of the instruction execution
unsigned int next_pc; // includes IF
std::optional<unsigned int> init_address; // includes DF
std::optional<unsigned int> final_address; // includes DF
std::optional<std::uint_fast32_t> ctlval; // control registers may be larger than 16 bits (e.g. TT_BITS)
std::optional<unsigned int> data;
std::optional<unsigned int> acc;
std::optional<bool> link;
std::optional<unsigned int> mq;
};
instruction_context decode(unsigned int df, unsigned int pc, unsigned int bits, bool interrupt);
|
