| Commit message (Collapse) | Author | Files | Lines | ||
|---|---|---|---|---|---|
| 2022-03-27 | Reduce internal clock speed to 30MHz. | Julian Blake Kongslie | 2 | -3/+3 | |
| 2022-03-27 | Attempt to download for 16 PDP-8s. | Julian Blake Kongslie | 1 | -8/+16 | |
| 2022-03-27 | Don't use SystemVerilog parametric types because Altera doesn't support them. | Julian Blake Kongslie | 1 | -9/+9 | |
 |
index : multipdp8 | |
| Unnamed repository; edit this file 'description' to name the repository. | Julian Blake Kongslie |
| summaryrefslogtreecommitdiff |