summaryrefslogtreecommitdiff
Commit message (Expand)AuthorAgeFilesLines
* Less noisy file format conversion.Julian Blake Kongslie2021-04-181-14/+4
* Support a proper PDP-8 assembler.Julian Blake Kongslie2021-04-186-72/+333
* Move the core logic out of the top module.Julian Blake Kongslie2021-04-182-219/+232
* Change synthesis of PLL wrapper to avoid latch logic.pre-dp-8Julian Blake Kongslie2021-04-152-32/+20
* Fix timing declarations for PLL in Quartus assignments.Julian Blake Kongslie2021-04-152-1/+2
* More makefile corrections/simplifications for quartus on Linux.Julian Blake Kongslie2021-04-151-4/+4
* Properly quote quartus_pgm commandline.Julian Blake Kongslie2021-04-151-1/+1
* Add a quick and dirty script for computing PLL parameters.Julian Blake Kongslie2021-04-151-0/+23
* Tell Quartus that we're using a scaled clock.Julian Blake Kongslie2021-04-142-2/+2
* Improved clean target in MakefileJulian Blake Kongslie2021-04-141-1/+1
* Makefile support for Linux quartusJulian Blake Kongslie2021-04-141-3/+14
* Ignore various artifacts of quartus build.Julian Blake Kongslie2021-04-141-0/+12
* Use internal PLL for clock and reset generation.Julian Blake Kongslie2021-04-143-11/+159
* Add UART receive opbit.Julian Blake Kongslie2021-04-074-4/+38
* Switch back to $past-based scheduling; my clever idea wasn't clever enough.Julian Blake Kongslie2021-04-074-101/+74
* Don't rebuild verilator just for memory file changes.Julian Blake Kongslie2021-04-051-2/+3
* Change the null byte from no-op to halt.Julian Blake Kongslie2021-04-053-3/+3
* Use the assembler for allocating static storage in the Fib program.Julian Blake Kongslie2021-04-051-51/+51
* Assembler errors for too-far jumps.Julian Blake Kongslie2021-04-051-0/+2
* Change our simulator timing model to use continuous assignment guards.Julian Blake Kongslie2021-04-054-86/+113
* Make PC ADDR-sized rather than DATA-sized for nowJulian Blake Kongslie2021-04-051-3/+3
* Remove some old debug messages.Julian Blake Kongslie2021-04-051-11/+1
* Longer runtime for verilator before giving up.Julian Blake Kongslie2021-04-051-1/+1
* Change build system so verilator doesn't require constant "make clean"s.Julian Blake Kongslie2021-04-052-3/+7
* Remove idx, add indirect jumps, renumber opcodes so NOP=0, add absolute label...Julian Blake Kongslie2021-04-043-117/+133
* Add indirect memory operations.Julian Blake Kongslie2021-04-043-8/+34
* Very fancy improved Fibonacci machine, with HDL convert-to-ASCII functionalityJulian Blake Kongslie2021-04-043-13/+80
* Remove unneeded .exe suffixes in bat scripts.Julian Blake Kongslie2021-04-042-4/+4
* Change assembler input to make it idempotent.Julian Blake Kongslie2021-04-041-0/+1
* Streamlined the Fibonacci program somewhat.Julian Blake Kongslie2021-03-301-17/+10
* Add a Fibonacci sequence to the end of output (no ASCII conversion yet)Julian Blake Kongslie2021-03-292-13/+20
* Trivial assembler.Julian Blake Kongslie2021-03-292-10/+71
* Trivial cleanup of initial memory image.Julian Blake Kongslie2021-03-291-2/+1
* Convert to using $sampled instead of $past, for more uniformity.Julian Blake Kongslie2021-03-293-13/+9
* Fix WIDTH warnings from verilator.Julian Blake Kongslie2021-03-292-6/+9
* Vastly improve the edit-rebuild-debug cycle.Julian Blake Kongslie2021-03-281-0/+7
* Possibly slightly less lame.Julian Blake Kongslie2021-03-281-10/+10
* Yet another lame attempt.Julian Blake Kongslie2021-03-282-34/+71
* Pessimize JTAG UART somewhat.Julian Blake Kongslie2021-03-282-8/+5
* Use a separate memory module.Julian Blake Kongslie2021-03-282-9/+110
* Some more interesting opcodes.Julian Blake Kongslie2021-03-283-24/+62
* Initial commit.Julian Blake Kongslie2021-03-2816-0/+356
generated by cgit v1.2.3 (git 2.51.0) at 2026-04-18 23:03:38 -0700