From eb383e57277f7628c6ecca629637bb6ddfbe5b38 Mon Sep 17 00:00:00 2001
From: Julian Blake Kongslie
Date: Sun, 24 Oct 2021 12:31:54 -0700
Subject: Blinkenlights.

---
 tcl/init.tcl | 49 ++++++++++++++++++++++++++++++++++++++++++++++---
 1 file changed, 46 insertions(+), 3 deletions(-)

(limited to 'tcl')

diff --git a/tcl/init.tcl b/tcl/init.tcl
index 3466f17..9f296f3 100644
--- a/tcl/init.tcl
+++ b/tcl/init.tcl
@@ -6,13 +6,56 @@ set_global_assignment -name TOP_LEVEL_ENTITY top
 set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2005
 set_global_assignment -name VERILOG_MACRO "SYNTHESIS=1"
 
-proc pin {loc net} {
+proc pin {net loc} {
     set_location_assignment -to $net "PIN_$loc"
     set_instance_assignment -name IO_STANDARD "3.3V LVTTL" -to $net
 }
 
-pin E1  native_clk
-pin J15 reset_n
+proc iopin {net loc} {
+    pin $net $loc
+    set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to $net
+}
+
+pin native_clk  E1
+
+iopin reset_n   J15
+
+iopin gpioa[1]    L13
+iopin gpioa[2]    L16
+iopin gpioa[3]    L15
+iopin gpioa[4]    K16
+iopin gpioa[5]    P16
+iopin gpioa[6]    R16
+iopin gpioa[7]    N16
+iopin gpioa[8]    N15
+iopin gpioa[9]    N14
+iopin gpioa[10]   P15
+iopin gpiob[13]   N8
+iopin gpiob[14]   P8
+iopin gpiob[15]   M8
+iopin gpiob[16]   L8
+iopin gpiob[17]   R7
+iopin gpiob[18]   T7
+iopin gpiob[19]   L7
+iopin gpiob[20]   M7
+iopin gpiob[21]   R6
+iopin gpiob[22]   T6
+iopin gpiob[23]   T2
+iopin gpiob[24]   M6
+iopin gpiob[25]   R5
+iopin gpiob[26]   T5
+iopin gpiob[27]   N5
+iopin gpiob[28]   N6
+iopin gpioc[31]   R4
+iopin gpioc[32]   T4
+iopin gpioc[33]   N3
+iopin gpioc[34]   P3
+iopin gpioc[35]   R3
+iopin gpioc[36]   T3
+iopin gpioc[37]   P6
+iopin gpioc[38]   P2
+iopin gpioc[39]   P1
+iopin gpioc[40]   R1
 
 # This is the clock for timing-driven synthesis, not timing analysis.
 # See clocks.sdf for the other clock.
-- 
cgit v1.2.3