path: root/altera/clocks.sdc

# This is the clock for timing analysis, not timing-driven synthesis.
# See init.tcl for the other clock.
create_clock -period "45 MHz" clk