summaryrefslogtreecommitdiff
path: root/muckle.kicad_pro
diff options
context:
space:
mode:
authorJulian Blake Kongslie2022-03-30 14:09:45 -0700
committerJulian Blake Kongslie2022-03-30 14:09:45 -0700
commit71094e28d0802b1be34b060abfee4f973c000c43 (patch)
treee3d41703830eacb3b8be4d0ca34580934da85bc2 /muckle.kicad_pro
downloadmuckle-71094e28d0802b1be34b060abfee4f973c000c43.tar.xz
Initial commit.
Diffstat (limited to 'muckle.kicad_pro')
-rw-r--r--muckle.kicad_pro326
1 files changed, 326 insertions, 0 deletions
diff --git a/muckle.kicad_pro b/muckle.kicad_pro
new file mode 100644
index 0000000..2700ea4
--- /dev/null
+++ b/muckle.kicad_pro
@@ -0,0 +1,326 @@
1{
2 "board": {
3 "design_settings": {
4 "defaults": {
5 "board_outline_line_width": 0.1,
6 "copper_line_width": 0.2,
7 "copper_text_size_h": 1.5,
8 "copper_text_size_v": 1.5,
9 "copper_text_thickness": 0.3,
10 "other_line_width": 0.15,
11 "silk_line_width": 0.15,
12 "silk_text_size_h": 1.0,
13 "silk_text_size_v": 1.0,
14 "silk_text_thickness": 0.15
15 },
16 "diff_pair_dimensions": [],
17 "drc_exclusions": [],
18 "rules": {
19 "min_copper_edge_clearance": 0.0,
20 "solder_mask_clearance": 0.0,
21 "solder_mask_min_width": 0.0
22 },
23 "track_widths": [],
24 "via_dimensions": []
25 },
26 "layer_presets": []
27 },
28 "boards": [],
29 "cvpcb": {
30 "equivalence_files": []
31 },
32 "erc": {
33 "erc_exclusions": [],
34 "meta": {
35 "version": 0
36 },
37 "pin_map": [
38 [
39 0,
40 0,
41 0,
42 0,
43 0,
44 0,
45 1,
46 0,
47 0,
48 0,
49 0,
50 2
51 ],
52 [
53 0,
54 2,
55 0,
56 1,
57 0,
58 0,
59 1,
60 0,
61 2,
62 2,
63 2,
64 2
65 ],
66 [
67 0,
68 0,
69 0,
70 0,
71 0,
72 0,
73 1,
74 0,
75 1,
76 0,
77 1,
78 2
79 ],
80 [
81 0,
82 1,
83 0,
84 0,
85 0,
86 0,
87 1,
88 1,
89 2,
90 1,
91 1,
92 2
93 ],
94 [
95 0,
96 0,
97 0,
98 0,
99 0,
100 0,
101 1,
102 0,
103 0,
104 0,
105 0,
106 2
107 ],
108 [
109 0,
110 0,
111 0,
112 0,
113 0,
114 0,
115 0,
116 0,
117 0,
118 0,
119 0,
120 2
121 ],
122 [
123 1,
124 1,
125 1,
126 1,
127 1,
128 0,
129 1,
130 1,
131 1,
132 1,
133 1,
134 2
135 ],
136 [
137 0,
138 0,
139 0,
140 1,
141 0,
142 0,
143 1,
144 0,
145 0,
146 0,
147 0,
148 2
149 ],
150 [
151 0,
152 2,
153 1,
154 2,
155 0,
156 0,
157 1,
158 0,
159 2,
160 2,
161 2,
162 2
163 ],
164 [
165 0,
166 2,
167 0,
168 1,
169 0,
170 0,
171 1,
172 0,
173 2,
174 0,
175 0,
176 2
177 ],
178 [
179 0,
180 2,
181 1,
182 1,
183 0,
184 0,
185 1,
186 0,
187 2,
188 0,
189 0,
190 2
191 ],
192 [
193 2,
194 2,
195 2,
196 2,
197 2,
198 2,
199 2,
200 2,
201 2,
202 2,
203 2,
204 2
205 ]
206 ],
207 "rule_severities": {
208 "bus_definition_conflict": "error",
209 "bus_entry_needed": "error",
210 "bus_label_syntax": "error",
211 "bus_to_bus_conflict": "error",
212 "bus_to_net_conflict": "error",
213 "different_unit_footprint": "error",
214 "different_unit_net": "error",
215 "duplicate_reference": "error",
216 "duplicate_sheet_names": "error",
217 "extra_units": "error",
218 "global_label_dangling": "warning",
219 "hier_label_mismatch": "error",
220 "label_dangling": "error",
221 "lib_symbol_issues": "warning",
222 "multiple_net_names": "warning",
223 "net_not_bus_member": "warning",
224 "no_connect_connected": "warning",
225 "no_connect_dangling": "warning",
226 "pin_not_connected": "error",
227 "pin_not_driven": "error",
228 "pin_to_pin": "warning",
229 "power_pin_not_driven": "error",
230 "similar_labels": "warning",
231 "unannotated": "error",
232 "unit_value_mismatch": "error",
233 "unresolved_variable": "error",
234 "wire_dangling": "error"
235 }
236 },
237 "libraries": {
238 "pinned_footprint_libs": [],
239 "pinned_symbol_libs": []
240 },
241 "meta": {
242 "filename": "muckle.kicad_pro",
243 "version": 1
244 },
245 "net_settings": {
246 "classes": [
247 {
248 "bus_width": 12.0,
249 "clearance": 0.2,
250 "diff_pair_gap": 0.25,
251 "diff_pair_via_gap": 0.25,
252 "diff_pair_width": 0.2,
253 "line_style": 0,
254 "microvia_diameter": 0.3,
255 "microvia_drill": 0.1,
256 "name": "Default",
257 "pcb_color": "rgba(0, 0, 0, 0.000)",
258 "schematic_color": "rgba(0, 0, 0, 0.000)",
259 "track_width": 0.25,
260 "via_diameter": 0.8,
261 "via_drill": 0.4,
262 "wire_width": 6.0
263 }
264 ],
265 "meta": {
266 "version": 2
267 },
268 "net_colors": null
269 },
270 "pcbnew": {
271 "last_paths": {
272 "gencad": "",
273 "idf": "",
274 "netlist": "",
275 "specctra_dsn": "",
276 "step": "",
277 "vrml": ""
278 },
279 "page_layout_descr_file": ""
280 },
281 "schematic": {
282 "annotate_start_num": 0,
283 "drawing": {
284 "default_line_thickness": 6.0,
285 "default_text_size": 50.0,
286 "field_names": [],
287 "intersheets_ref_own_page": false,
288 "intersheets_ref_prefix": "",
289 "intersheets_ref_short": false,
290 "intersheets_ref_show": false,
291 "intersheets_ref_suffix": "",
292 "junction_size_choice": 3,
293 "label_size_ratio": 0.375,
294 "pin_symbol_size": 25.0,
295 "text_offset_ratio": 0.15
296 },
297 "legacy_lib_dir": "",
298 "legacy_lib_list": [],
299 "meta": {
300 "version": 1
301 },
302 "net_format_name": "",
303 "ngspice": {
304 "fix_include_paths": true,
305 "fix_passive_vals": false,
306 "meta": {
307 "version": 0
308 },
309 "model_mode": 0,
310 "workbook_filename": ""
311 },
312 "page_layout_descr_file": "blank.kicad_wks",
313 "plot_directory": "",
314 "spice_adjust_passive_values": false,
315 "spice_external_command": "spice \"%I\"",
316 "subpart_first_id": 65,
317 "subpart_id_separator": 0
318 },
319 "sheets": [
320 [
321 "e63e39d7-6ac0-4ffd-8aa3-1841a4541b55",
322 ""
323 ]
324 ],
325 "text_variables": {}
326}
generated by cgit v1.2.3 (git 2.51.0) at 2026-04-18 17:31:46 -0700