| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Transmit two stop bits to RS232 uart. | Julian Blake Kongslie | 2022-04-22 | 1 | -2/+8 |
| | | |||||
| * | Refer to wrap bits instead of previous greycode in FIFO greycode calculation. | Julian Blake Kongslie | 2022-04-17 | 1 | -2/+2 |
| | | |||||
| * | Fix whitespace/maxlinesize handling in p8bin2uart. | Julian Blake Kongslie | 2022-04-17 | 1 | -8/+7 |
| | | |||||
| * | Working (but very slow) RS232 UART | Julian Blake Kongslie | 2022-04-17 | 5 | -35/+165 |
| | | |||||
| * | Integrate wrap bits into grey code for FIFO. | Julian Blake Kongslie | 2022-03-28 | 1 | -5/+8 |
| | | |||||
| * | Update PLAN. | Julian Blake Kongslie | 2022-03-27 | 1 | -13/+10 |
| | | |||||
| * | 12 PDP-8s! :-) | Julian Blake Kongslie | 2022-03-27 | 1 | -1/+1 |
| | | |||||
| * | A more-fair memory arbiter that actually works. | Julian Blake Kongslie | 2022-03-27 | 1 | -31/+34 |
| | | |||||
| * | Add RX/TX/RTS/CTS pin assignments for future RS232 work. | Julian Blake Kongslie | 2022-03-27 | 1 | -0/+5 |
| | | |||||
| * | Use the DF and IF switches as a selector for which PDP-8 owns the panel. | Julian Blake Kongslie | 2022-03-27 | 1 | -89/+92 |
| | | |||||
| * | Add a clock output pin for debugging the PLL. | Julian Blake Kongslie | 2022-03-27 | 2 | -0/+5 |
| | | |||||
| * | Attempt to make somewhat less error-prone downloads. | Julian Blake Kongslie | 2022-03-27 | 2 | -6/+5 |
| | | |||||
| * | Reduce internal clock speed to 30MHz. | Julian Blake Kongslie | 2022-03-27 | 2 | -3/+3 |
| | | |||||
| * | Attempt to download for 16 PDP-8s. | Julian Blake Kongslie | 2022-03-27 | 1 | -8/+16 |
| | | |||||
| * | Don't use SystemVerilog parametric types because Altera doesn't support them. | Julian Blake Kongslie | 2022-03-27 | 1 | -9/+9 |
| | | |||||
| * | First pass at RS232 tx/rx modules. | Julian Blake Kongslie | 2022-03-27 | 1 | -0/+131 |
| | | |||||
| * | Add basic clock-domain-crossing FIFO. | Julian Blake Kongslie | 2022-03-26 | 1 | -0/+68 |
| | | |||||
| * | Run ~*EIGHT GODDAMN PDP-8s IN PARALLEL*~ | Julian Blake Kongslie | 2022-03-20 | 3 | -48/+127 |
| | | | | | | | It looks like we could probably fit 16 on the current FPGA, just about. (doesn't meet timing at 50MHz, should in theory work at 40MHz) | ||||
| * | Cleanup of PDP-8 core to support arbitrated memory protocol. | Julian Blake Kongslie | 2022-03-20 | 1 | -190/+109 |
| | | | | | No support yet for multiple words per line; otherwise complete. | ||||
| * | Support loading RIMs and multi-word lines via the UART loader. | Julian Blake Kongslie | 2022-03-20 | 2 | -12/+24 |
| | | |||||
| * | Add a few useful memory images. | Julian Blake Kongslie | 2022-03-20 | 5 | -4141/+0 |
| | | |||||
| * | Temporary change to PDP-8 internal memory to match controller protocol | Julian Blake Kongslie | 2022-03-20 | 1 | -57/+86 |
| | | |||||
| * | Clean up p8bin2uart and support dumping multiple words per line. | Julian Blake Kongslie | 2022-03-18 | 1 | -27/+73 |
| | | |||||
| * | Redraw the diagram in PLAN to make it a little prettier. | Julian Blake Kongslie | 2022-03-18 | 1 | -23/+46 |
| | | |||||
| * | Minor paranoia about ensuring that we're in the correct half_state | Julian Blake Kongslie | 2022-03-18 | 1 | -0/+1 |
| | | | | | coming out of t_rwr delay between memory transactions | ||||
| * | Ignore colons on inputs; use them to separate words in output. | Julian Blake Kongslie | 2022-03-18 | 2 | -7/+19 |
| | | |||||
| * | Trivial change to make it a little easier to understand the mem arbiter. | Julian Blake Kongslie | 2022-03-18 | 1 | -1/+1 |
| | | |||||
| * | Add a few notes. | Julian Blake Kongslie | 2022-03-13 | 1 | -0/+12 |
| | | |||||
| * | Import p8bin2* tools into repo. | Julian Blake Kongslie | 2022-03-13 | 2 | -0/+334 |
| | | |||||
| * | Change command parser to support bulk download script. | Julian Blake Kongslie | 2022-03-13 | 2 | -23/+118 |
| | | |||||
| * | Add memory arbiter and broadcast in between command UART and DRAM. | Julian Blake Kongslie | 2022-03-13 | 3 | -17/+203 |
| | | |||||
| * | Fix DRAM timings to avoid back-to-back transactions. | Julian Blake Kongslie | 2022-03-13 | 1 | -3/+11 |
| | | |||||
| * | Change FIFO size for UARTs to 1024 bytes in each direction. | Julian Blake Kongslie | 2022-03-13 | 2 | -4/+4 |
| | | |||||
| * | Print a newline after memory read result prints. | Julian Blake Kongslie | 2022-03-13 | 1 | -26/+32 |
| | | |||||
| * | Adding packed keyword to structs and tweaking tag_t slightly. | Julian Blake Kongslie | 2022-03-13 | 1 | -7/+7 |
| | | |||||
| * | Reformat PLAN to be a little prettier. | Julian Blake Kongslie | 2022-03-13 | 1 | -17/+24 |
| | | |||||
| * | Switch back to focal69 instead of broken hello.pal. | Julian Blake Kongslie | 2022-03-01 | 1 | -2/+1 |
| | | |||||
| * | Don't use the bottom data bit as the ready signal :-D | Julian Blake Kongslie | 2022-02-28 | 1 | -1/+1 |
| | | |||||
| * | Initial commit. | Julian Blake Kongslie | 2022-02-27 | 18 | -0/+6361 |
 |
index : multipdp8 | |
| Unnamed repository; edit this file 'description' to name the repository. | Julian Blake Kongslie |
| summaryrefslogtreecommitdiff |