summaryrefslogtreecommitdiff
path: root/altera/clocks.sdc
blob: c08f897b587ea6c8797eb30fc9621389b5a8f291 (plain) (blame)
1
2
3
# This is the clock for timing analysis, not timing-driven synthesis.
# See init.tcl for the other clock.
create_clock -period "50 MHz" clock