| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Change synthesis of PLL wrapper to avoid latch logic.pre-dp-8 | Julian Blake Kongslie | 2021-04-15 | 1 | -30/+18 |
| * | Use internal PLL for clock and reset generation. | Julian Blake Kongslie | 2021-04-14 | 1 | -0/+140 |
![]() |
index : noncpu | |
| Unnamed repository; edit this file 'description' to name the repository. | Julian Blake Kongslie |
| summaryrefslogtreecommitdiff |
| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Change synthesis of PLL wrapper to avoid latch logic.pre-dp-8 | Julian Blake Kongslie | 2021-04-15 | 1 | -30/+18 |
| * | Use internal PLL for clock and reset generation. | Julian Blake Kongslie | 2021-04-14 | 1 | -0/+140 |