init.tcl


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18

global quartus

project_new toycpu -revision toycpu -overwrite

set_global_assignment -name DEVICE 10CL025YU256I7G

set_global_assignment -name TOP_LEVEL_ENTITY top

set_location_assignment -to clk PIN_E1
set_location_assignment -to reset_n PIN_J15

create_base_clock -fmax "50 MHz" -target clk clock_50m

foreach arg $quartus(args) {
    set_global_assignment -name VERILOG_FILE $arg
}

project_close